IC 74LS00 PDF

Here are few cases where 74LS04 is used. The chip is basically used where a logic inverter is needed. Inverter Gates in this chip provide output which is negated logic input. The chip has six gates which do NOT operation. When you want TTL outputs.

Author:Sagami Tudal
Country:Colombia
Language:English (Spanish)
Genre:Politics
Published (Last):26 May 2005
Pages:211
PDF File Size:18.57 Mb
ePub File Size:9.76 Mb
ISBN:934-3-29357-538-3
Downloads:68478
Price:Free* [*Free Regsitration Required]
Uploader:Mazuhn



They are ideal for slowly changing or noisy signals. The count advances as the clock input becomes low on the falling-edge , this is indicated by the bar over the clock label. This is the usual clock behaviour of ripple counters and it means a counter output can directly drive the clock input of the next counter in a chain.

For normal use connect QA to clockB to link the two sections, and connect the external clock signal to clockA. For normal operation at least one reset0 input should be low, making both high resets the counter to zero , QA-QD low. Note that the has a pair of reset9 inputs on pins 6 and 7, these reset the counter to nine so at least one of them must be low for counting to occur.

Counting to less than the maximum 9 or 15 can be achieved by connecting the appropriate output s to the two reset0 inputs. If only one reset input is required the two inputs can be connected together. For example: to count 0 to 8 connect QA 1 and QD 8 to the reset inputs. For normal use connect QA to clockB and connect external clock signal to clockA. Connecting in a chain Please see below for details of connecting ripple counters like the and in a chain.

They are ripple counters so beware that glitches may occur in any logic gate systems connected to their outputs due to the slight delay before the later counter outputs respond to a clock pulse. For normal operation the reset input should be low, making it high resets the counter to zero , QA-QD low. Counting to less than 9 can be achieved by connecting the appropriate output s to the reset input, using an AND gate if necessary.

Connecting in a chain Please see below for details of connecting ripple counters like the in a chain. They are ripple counters so beware that glitches may occur in logic systems connected to their outputs due to the slight delay before the later outputs respond to a clock pulse. This is the usual clock behaviour of ripple counters and it means means a counter output can directly drive the clock input of the next counter in a chain.

Counting to less than 15 can be achieved by connecting the appropriate output s to the reset input, using an AND gate if necessary. Connecting ripple counters in a chain The diagram below shows how to link ripple counters in a chain, notice how the highest output QD of each counter drives the clock input of the next counter.

This is helpful if you need to connect their outputs to logic gates because it avoids the glitches which occur with ripple counters. The count advances as the clock input becomes high on the rising-edge. The decade counters count from 0 to 9 to in binary. The 4-bit counters count from 0 to 15 to in binary. When low it resets the count to zero , QA-QD low , this happens immediately with the and standard reset , but with the and synchronous reset the reset occurs on the rising-edge of the clock input.

Counting to less than the maximum 15 or 9 can be achieved by connecting the appropriate output s through a NOT or NAND gate to the reset input.

For the and synchronous reset you must use the output s representing one less than the reset count you require, e.

Connecting synchronous counters in a chain The diagram below shows how to link synchronous counters such as , notice how all the clock CK inputs are linked.

Carry out CO is used to feed the carry in CI of the next counter. Carry in CI of the first counter should be high. These counters have separate clock inputs for counting up and down. The count increases as the up clock input becomes high on the rising-edge. The count decreases as the down clock input becomes high on the rising-edge. In both cases the other clock input should be high. For normal operation counting the preset input should be high and the reset input low.

When the reset input is high it resets the count to zero , QA-QD low. Note that a clock pulse is not required to preset, unlike the counters. For pin connections and functions please see:.

EN 10305-5 PDF

IC Datasheet: 74LS00

Overview[ edit ] Some TTL logic parts were made with an extended military-specification temperature range. These parts are prefixed with 54 instead of 74 in the part number [1]. A short-lived 64 prefix on Texas Instruments parts indicated an industrial temperature range; this prefix had been dropped from the TI literature by Surface mount parts with a single gate often in a 5-pin or 6-pin package are prefixed with G instead of Some manufacturers released some series equivalent CMOS circuits with a 74 prefix, for example the 74HC [2] was a replacement for the with slightly different electrical characteristics different power supply voltage ratings, higher frequency capabilities, lower "on" resistances in analog switches, etc.

BITTERBLUE DI KRISTIN CASHORE PDF

74LS00 – Quad 2 input NAND Gate

.

ALGEBRA ELEMENTAL MODERNA SCHAUM PDF

Китай 74ls00 ic

.

IDRISI SELVA MANUAL PDF

List of 7400-series integrated circuits

.

Related Articles